

Radiation-Hardened Quad 2-Input NOR Gate with cold sparing

1 GENERAL DESCRIPTION

The AP54RHC02 is a radiation-hardened by design **quad 2-Input NOR gate** that is ideally suited for commercial space and other applications demanding radiation tolerance and high reliability. It is fabricated in a 180 nm CMOS process utilizing proprietary radiation-hardening techniques, delivering high resiliency to single-event effects (SEE) and to a total ionizing dose (TID) up to **30 krad (Si) at 5 V** and **70 krad (Si) at 3.3 V**.

This device is a member of the Apogee Semiconductor [AP54RHC logic family](#) operating across a voltage supply range of **1.65 V to 5.5 V**.

Zero-power penalty™ cold sparing is supported, along with Class 2 ESD protection on all inputs and outputs. A proprietary output stage and robust power-on reset (POR) circuit allow the AP54RHC02 to be cold-spared in any redundant configuration with no static power loss on any pad of the device. The redundant output stage also features a high drive capability with low static power loss.

The AP54RHC02 also features a triple-redundant design throughout its entire circuitry, which allows it to be immune to single-event transients (SET) without requiring additional redundant devices.

This device provides four instances of the Boolean logical function **NOR** ($Y = \overline{A + B}$).

Ordering information may be found in Table 9 on Page 12.

1.1 FEATURES

- 1.65 VDC to 5.5 VDC operation
- Inputs tolerant up to 5.5 VDC at any V_{CC}
- Provides logic-level down translation to V_{CC}
- Extended operating temperature range (-55 °C to +125 °C)
- Proprietary **cold sparing capability** with **zero** static power penalty
- **Built-in triple redundancy** for enhanced reliability
- Internal power-on reset (POR) circuitry ensures reliable power up and power down responses during hot plug and cold sparing operations
- Class 2 ESD protection (4000 V HBM, 500 V CDM)
- TID resilience of **30 krad (Si)** assured at 5.5 V and characterized to **70 krad (Si)** at 3.3 V
- SEL immune to LET of **80 MeV-cm²/mg**
- Meets NASA's ASTM E595 outgassing specification

1.2 LOGIC DIAGRAM

The AP54RHC02 logic function is shown below:




Figure 1: AP54RHC02 Logic Diagram

CONTENTS

1	General Description	1	5.5	Radiation Resilience	7
1.1	Features	1	5.6	Characteristics Measurement Information	7
1.2	Logic Diagram	1	6	Detailed Description	8
2	Acronyms and Abbreviations	2	7	Applications Information	9
3	Logic Data	3	7.1	Use in Cold-Sparing Configuration	9
3.1	Truth Table	3	7.2	Power Supply Recommendations	9
4	Pin Configuration	3	7.3	Application Tips	9
5	Electrical Characteristics	4	8	Packaging Information	10
5.1	Absolute Maximum Ratings	4	9	Ordering Information	12
5.2	Recommended Operating Conditions	5	10	Revision History	14
5.3	Static Characteristics	6	11	Legal	15
5.4	Dynamic Characteristics	7			

LIST OF TABLES

1	Truth Table	3	6	DC Electrical Characteristics	6
2	Device Pinout	3	7	AC Electrical Characteristics	7
3	Absolute Maximum Ratings	4	8	Radiation Resilience Characteristics	7
4	Recommended Operating Conditions	5	9	Ordering Information	12
5	Thermal Information	5			

LIST OF FIGURES

1	AP54RHC02 Logic Diagram	1	6	Output Pin Structure	8
2	Device Pinout	3	7	Two-Path Cold-Sparing Configuration	9
3	Load Circuit	7	8	Package Mechanical Drawing (SnPb)	10
4	Propagation Delay	7	9	Package Mechanical Drawing (NiPdAu)	11
5	Input Pin Structure	8	10	Part Number Decoder	13

2 ACRONYMS AND ABBREVIATIONS

ESD	Electrostatic Discharge
POR	Power On Reset
RHA	Radiation Hardness Assurance
SEE	Single Event Effects
SEL	Single Event Latchup
SET	Single Event Transient
TID	Total Ionizing Dose
TMR	Triple Modular Redundancy
CDM	Charged-device Model
HBM	Human-body Model

3 LOGIC DATA

3.1 TRUTH TABLE

The AP54RHC02 truth table is found in Table 1. **H** indicates HIGH logic level and **L** indicates LOW logic level. Subscript **n** reflects one of the four gates in the device (1 to 4).

Table 1: AP54RHC02 Device Truth Table

Input		Output
A _n	B _n	Y _n
L	L	H
L	H	L
H	L	L
H	H	L

4 PIN CONFIGURATION




Figure 2: AP54RHC02 Device Pinout

Table 2: AP54RHC02 Device Pinout

PIN NAME(S)	PIN NUMBER(S)	DESCRIPTION
A1, B1 A2, B2 A3, B3 A4, B4	2, 3 5, 6 8, 9 11, 12	Logic Inputs
Y1 Y2 Y3 Y4	1 4 10 13	Logic Outputs
V _{CC}	14	Positive Voltage Supply
GND	7	Ground

5 ELECTRICAL CHARACTERISTICS

The sign convention for current follows JEDEC standards with negative values representing current sourced from the device and positive values representing current sunk into the device.

5.1 ABSOLUTE MAXIMUM RATINGS

Excursions beyond the values listed in Table 3 may cause permanent damage to the device. Proper function of the device cannot be guaranteed if these values are exceeded, and long-term device reliability may be affected. Functionality of the device at these values, or beyond those listed in [Recommended Operating Conditions](#) (Table 4) is not guaranteed.

All parameters are specified across the entire operating temperature range unless otherwise specified.

Table 3: Absolute Maximum Ratings

SYMBOL	PARAMETER	VALUE	UNITS	
V_{CC}	Supply Voltage	-0.5 to +5.5	V	
V_I	Input voltage range	-0.5 to +5.5	V	
V_O	Output voltage range	-0.5 to $V_{CC} + 0.5^{(1)}$	V	
$I_{IK} (V_I < 0)$	Input clamp current	100	mA	
I_O	Continuous output current (per pin)	100	mA	
I_{CC}	Maximum supply current	100	mA	
V_{ESD}	ESD Voltage	HBM	4000	V
		CDM	500	V
T_J	Operating junction temperature range	-55 to +150	°C	
T_{STG}	Storage temperature range	-65 to +150	°C	

⁽¹⁾ V_O must remain below absolute maximum rating of V_{CC}

5.2 RECOMMENDED OPERATING CONDITIONS

All recommended parameters below are specified across the entire operating temperature range unless otherwise specified.

Table 4: Recommended Operating Conditions

SYMBOL	PARAMETER	MIN	MAX	UNITS	
V_{CC}	Supply voltage	1.65	5.5	V	
V_I	Input voltage range	0	5.5	V	
V_O	Output voltage range	0	V_{CC}	V	
V_{IH}	HIGH-level input voltage	$V_{CC} = 1.65$ to 1.95 V	1.4	-	V
		$V_{CC} = 2.3$ to 2.7 V	1.9	-	
		$V_{CC} = 3.0$ to 3.6 V	2.5	-	
		$V_{CC} = 4.5$ to 5.5 V	3.8	-	
V_{IL}	LOW-level input voltage	$V_{CC} = 1.65$ to 1.95 V	-	0.4	V
		$V_{CC} = 2.3$ to 2.7 V	-	0.6	
		$V_{CC} = 3.0$ to 3.6 V	-	0.9	
		$V_{CC} = 4.5$ to 5.5 V	-	1.35	
I_{OH}	HIGH-level output current	$V_{CC} = 1.65$ to 1.95 V	-	-4	mA
		$V_{CC} = 2.3$ to 2.7 V	-	-8	
		$V_{CC} = 3.0$ to 3.6 V	-	-16	
		$V_{CC} = 4.5$ to 5.5 V	-	-24	
I_{OL}	LOW-level output current	$V_{CC} = 1.65$ to 1.95 V	-	4	mA
		$V_{CC} = 2.3$ to 2.7 V	-	8	
		$V_{CC} = 3.0$ to 3.6 V	-	16	
		$V_{CC} = 4.5$ to 5.5 V	-	24	
t_r, t_f	Input rise or fall time (10% - 90%)	$V_{CC} = 1.65$ to 1.95 V	-	1000	ns
		$V_{CC} = 2.3$ to 2.7 V	-	600	
		$V_{CC} = 3.0$ to 3.6 V	-	500	
		$V_{CC} = 4.5$ to 5.5 V	-	400	

Table 5: Thermal Information

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
T_J	Operating junction temperature	-55	-	+125	°C
$R_{\theta JA}$	Junction to ambient thermal resistance	-	100	-	°C/W

5.3 STATIC CHARACTERISTICS

All parameters are specified across the entire operating temperature range unless otherwise specified.

Table 6: DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	V _{CC}	MIN	TYP	MAX	UNITS
V _{OL}	LOW-Level Output Voltage	I _O = 100 μA	1.65 to 5.5 V	-	0.02	0.05	V
		I _O = 1 mA	1.65 to 5.5 V	-	0.05	0.15	V
		I _O = 4 mA	1.65 V	-	0.27	0.8	V
			2.3 V	-	0.3	0.6	V
			3.0 V	-	0.2	0.4	V
			4.5 V	-	0.2	0.4	V
		I _O = 8 mA	2.3 V	-	0.6	1.0	V
			3.0 V	-	0.4	0.8	V
			4.5 V	-	0.3	0.6	V
		I _O = 16 mA	3.0 V	-	1.0	1.4	V
			4.5 V	-	1.1	1.2	V
		I _O = 24 mA	4.5 V	-	1.1	1.5	V
		V _{OH}	HIGH-Level Output Voltage	I _O = -100 μA	1.65 to 5.5 V	V _{CC} - 0.1	V _{CC} - 0.02
I _O = -1 mA	1.65 to 5.5 V			V _{CC} - 0.15	V _{CC} - 0.08	-	V
I _O = -4 mA	1.65 V			1	1.35	-	V
	2.3 V			1.8	2.0	-	V
	3.0 V			2.6	2.8	-	V
	4.5 V			4.2	4.4	-	V
I _O = -8 mA	2.3 V			1.4	1.7	-	V
	3.0 V			2.2	2.5	-	V
	4.5 V			3.9	4.1	-	V
I _O = -16 mA	3.0 V			1.5	2.0	-	V
	4.5 V			3.3	3.8	-	V
I _O = -24 mA	4.5 V			3.0	3.5	-	V
I _{CC}	Quiescent supply current			V _I = V _{CC} or GND I _O = 0 mA	5.5 V	-	105
I _I	Input current	V _I = V _{CC} or GND	1.65 to 5.5 V	-	-	±1	μA
I _{OFF}	Powerdown leakage current ⁽¹⁾	V _I = V _{CC} or GND	OFF ⁽²⁾	-	-	5	μA

⁽¹⁾ into any input or output port

⁽²⁾ V_{CC} is at GND potential

5.4 DYNAMIC CHARACTERISTICS

All parameters are specified across the entire operating temperature range unless otherwise specified.

Table 7: AC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	V _{CC}	MIN	TYP	MAX	UNITS
$t_{pd}^{(1)}$	Propagation Delay (Input A_n or B_n to Output Y)	$C_L = 50 \text{ pF}$	4.5 to 5.5 V	-	7.6	11	ns
			3.0 to 3.6 V	-	9	13	ns
			2.3 to 2.7 V	-	11	15	ns
			1.65 to 1.95 V	-	17	25	ns
C_{in}	Input Capacitance ⁽²⁾	$V_I = V_{CC} \text{ or GND}$	1.65 to 5.5 V	-	2	4	pF
C_{pd}	Power Dissipation Capacitance ⁽²⁾	$I_o = 0 \text{ mA}$ $f = 1 \text{ MHz}$	5.5 V	-	40	-	pF

- (1) equivalent to t_{PLH} , t_{PHL}
- (2) guaranteed by design

5.5 RADIATION RESILIENCE

For detailed radiation testing reports, please contact Apogee Semiconductor at sales@apogeesemi.com.

Table 8: Radiation Resilience Characteristics

PARAMETER	CONDITIONS	VALUE	UNITS
Total Ionizing Dose (TID)	Please contact Apogee Semiconductor for test report.	30	krad (Si)
SEL Onset LET Threshold	Please contact Apogee Semiconductor for test report.	≥ 80	MeV-cm ² /mg

5.6 CHARACTERISTICS MEASUREMENT INFORMATION




Figure 3: Load Circuit




Figure 4: Propagation Delay Measurement

6 DETAILED DESCRIPTION

The AP54RHC02 is a quad 2-Input NOR gate intended to perform the Boolean function **NOR** ($Y = \overline{A + B}$) in positive logic. Designed to operate from a wide supply voltage of 1.65 to 5.5 V, it has fully redundant input and output stages providing for superior resiliency to single event effects.

The output and input stages are constructed with transient-activated clamps (Figure 5, 6) that prevent inadvertent biasing of the V_{CC} power rail through parasitic diodes inherent to conventional input, output, and ESD circuits. The IC also incorporates an internal power-on reset (POR) circuit that prevents the output from driving erroneous results during power-on, and guarantees correct operation at power supply voltages as low as 1.65 V. While the supply is ramping, the POR holds the output buffer in tri-state, a feature that prevents unwanted DC current during cold sparing on input and output pins.

The AP54RHC family's I/O protection circuitry allows for cold sparing configurations as it avoids a leakage current penalty on inputs and outputs while in a power-down state. This can result in considerable power savings in systems where multiple-path redundancy is employed. The ESD clamp circuits for this logic family are designed to support Class 2 ESD levels of 4 kV HBM and 500 V CDM.




Figure 5: Input Pin Structure




Figure 6: Output Pin Structure

7 APPLICATIONS INFORMATION

7.1 USE IN COLD-SPARING CONFIGURATION

As the AP54RHC family is radiation-hardened by design and includes internal TMR, it can be utilized in high-reliability applications without additional supporting circuitry or devices. Nonetheless, some application requirements call for fully-redundant designs, where an “A” and a “B” device are required, often on separate power rails.




Figure 7: Two-Path Cold-Sparing Configuration

With the cold sparing capability of the AP54RHC family, fully redundant “A” and “B” functions may be placed in parallel (as seen in Figure 7) running off redundant power supplies. The inputs and outputs on each one of these functions are assumed to be based on the AP54RHC family, allowing for direct parallel connection without unwanted leakage current paths during cold sparing. In the event of a failure in power supply A or within function A, the system can simply shut power supply A off and switch on power supply B, without requiring additional input or output switching or configuration changes.

7.2 POWER SUPPLY RECOMMENDATIONS

This device can operate at any voltage within the range specified in [Table 4 Recommended Operating Conditions](#).


At a minimum, a 16 VDC (or higher), X7R-rated 0.1 μ F ceramic decoupling capacitor should be placed near (within 1 cm) the V_{CC} pin of the device.

7.3 APPLICATION TIPS

Unused **inputs** must **not** be left floating. They may be connected to either a low (GND) or high (V_{CC}) bias to provide a known state at the input of the device. Resistors may be used to tie off unused inputs. In the event of a design change, such resistors can be removed, thereby allowing use of the inputs without having to cut traces on the PCB.

An unused **output** may be left floating. It is suggested that it be routed to a test point or similar accessible structure in case the gate needs to be utilized as part of a design revision.

8 PACKAGING INFORMATION




Notes:

1. All linear dimensions are in millimeters. Dimensioning and tolerancing are as per ISO/TS 128-71:2010
2. The part is compliant with JEDEC MO-153 specifications.

* Body width does **not** include interlead flash. Interlead flash shall not exceed 0.25 mm each side.

** Body length does **not** include mold flash, protrusion, or gate burrs. Mold flash, protrusions, and gate burrs shall not exceed 0.15 mm on each side.

Figure 8: 14-LT - Package Mechanical Drawing (SnPb)



Notes:

1. All linear dimensions are in millimeters. Dimensioning and tolerancing are as per ISO/TS 128-71:2010
2. The part is compliant with JEDEC MO-153 specifications.

* Body width does **not** include interlead flash. Interlead flash shall not exceed 0.25 mm each side.

** Body length does **not** include mold flash, protrusion, or gate burrs. Mold flash, protrusions, and gate burrs shall not exceed 0.15 mm on each side.

Figure 9: 14-NT - Package Mechanical Drawing (NiPdAu)

9 ORDERING INFORMATION

Example part numbers for the AP54RHC02 are listed in Table 9. The full list of options for this part can be found in Figure 10. For a detailed description of product grades, please refer to [Product Grades and Quality Flows document](#). Please contact Apogee Semiconductor sales at sales@apogeesemi.com for further information on sampling, lead time and purchasing on specific part numbers.

Table 9: AP54RHC02 Ordering Information

DEVICE	DESCRIPTION	PACKAGE	LEAD FINISH	PACKAGE DIAGRAM	PACKAGE MASS
AP54RHC02ALT-R	Rad-Hard Quad 2-Input NOR Gate (30 krad (Si))	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC02ALT-J ⁽¹⁾	Rad-Hard Quad 2-Input NOR Gate (30 krad (Si))	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC02BLT-R	Rad-Hard Quad 2-Input NOR Gate (30 krad (Si))	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC02BLT-J ⁽¹⁾	Rad-Hard Quad 2-Input NOR Gate (30 krad (Si))	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC02CLT-R	Rad-Hard Quad 2-Input NOR Gate (30 krad (Si))	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC02CLT-J ⁽¹⁾	Rad-Hard Quad 2-Input NOR Gate (30 krad (Si))	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC02ELT-R	Rad-Hard Quad 2-Input NOR Gate (for eval only)	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC02ELT-J ⁽¹⁾	Rad-Hard Quad 2-Input NOR Gate (for eval only)	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC02ANT-R	Rad-Hard Quad 2-Input NOR Gate (30 krad (Si))	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC02ANT-J ⁽¹⁾	Rad-Hard Quad 2-Input NOR Gate (30 krad (Si))	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC02BNT-R	Rad-Hard Quad 2-Input NOR Gate (30 krad (Si))	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC02BNT-J ⁽¹⁾	Rad-Hard Quad 2-Input NOR Gate (30 krad (Si))	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC02CNT-R	Rad-Hard Quad 2-Input NOR Gate (30 krad (Si))	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC02CNT-J ⁽¹⁾	Rad-Hard Quad 2-Input NOR Gate (30 krad (Si))	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC02ENT-R	Rad-Hard Quad 2-Input NOR Gate (for eval only)	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC02ENT-J ⁽¹⁾	Rad-Hard Quad 2-Input NOR Gate (for eval only)	TSSOP-14	NiPdAu	14-NT	58 mg

⁽¹⁾ Available through distributors only.




Figure 10: Part Number Decoder

1. RHA Designation
 - P** 30 krad (Si)
 - F** 300 krad (Si)
2. Part Number
 - _** 02 (Quad 2-Input NOR Gate)
3. Pedigree
 - A** -55 to +125 °C (Burn-in)
 - B** -55 to +125 °C (No burn-in)
 - C** 25 °C (No burn-in)
 - E** 25 °C Functional Test Only (Evaluation)
4. Lead Finish
 - L** Tin-Lead (SnPb)
 - N** Nickel-Palladium-Gold (NiPdAu)
5. Package
 - T** 14-pin Thin Shrink Small Outline Package (TSSOP)
6. Packaging
 - R** Tape and Reel⁽¹⁾
 - J** JEDEC Tray

⁽¹⁾ [Contact us](#) for custom reel quantities. Orders less than full reel quantities may be shipped as cut tape.

10 REVISION HISTORY

REVISION	DESCRIPTION	DATE
A08	Added package mass. Updated description. Updated ordering information.	2025-08-15
A07	Added 4mA row for VCC=1.65 for VOH/VOL. Updated figures 3 and 4 in Characteristics Measurement Information. Add NiPdAu option.	2024-07-19
A06	Updated electrical characteristics table and production release	2023-03-07
A05	Fixed truth table.	2022-08-25
A04	Corrected output pin structure diagram.	2021-12-06
A03	Revamped static and dynamic characteristics with new test data.	2021-03-01
A02	Update Static and Dynamic characteristics.	2020-08-07
A01	Initial public release.	2020-02-29
A00	Initial internal release.	2019-07-05

For the latest version of this document, please visit <https://www.apogeesemi.com>.

11 LEGAL

All product, product specifications and data are subject to change without notice.

Apogee Semiconductor provides technical data (such as datasheets), design resources (including reference designs), reliability data (including performance in radiation environments), application or other design advice, safety information, and other resources **“as is”** and with all faults, and disclaims all warranties, express and implied, including without limitation any implied warranties of merchantability, fitness for a particular purpose or non-infringement of third party intellectual property rights. These resources are intended for skilled engineers with understanding of high reliability and high radiation environments and its complexities.

Apogee Semiconductor is not responsible for: (1) selecting the suitable products for a given application, (2) designing, verifying, validating and testing it, or (3) ensuring that it meets any performance, safety, security, or other requirements. These resources are subject to change without advance notice. The use of these resources is restricted to the development of an application that uses the Apogee Semiconductor products described in them. Other reproduction and display of these resources is prohibited. No license is granted to any other Apogee Semiconductor intellectual property right or to any third-party intellectual property right.

Apogee Semiconductor disclaims responsibility and reserves the right to demand indemnification for any claims, damages, costs, losses, and liabilities arising out of wrongful use of these resources. The products are provided subject to Apogee Semiconductor's [Terms of Sale](https://www.apogeesemi.com/terms) (<https://www.apogeesemi.com/terms>) or other applicable terms provided in conjunction with applicable products. The provision of these resources does not expand or otherwise alter applicable warranties or warranty disclaimers for Apogee Semiconductor products.

Purchasers of these products acknowledge that they may be subject to and agree to abide by the United States laws and regulations controlling the export of technical data, computer software, electronic hardware and other commodities. The transfer of such items may require a license from the cognizant agency of the U.S. Government.