

Radiation-Hardened Dual D Flip Flop with DICE latches and cold sparing

1 GENERAL DESCRIPTION

The **AP54RHC705** is a radiation-hardened by design **dual D flip flop** that is ideally suited for commercial space and other applications demanding radiation tolerance and high reliability. It is fabricated in a 180 nm CMOS process utilizing proprietary radiation-hardening techniques, delivering high resiliency to single-event effects (SEE) and to a total ionizing dose (TID) up to **30 krad (Si) at 5 V** and **70 krad (Si) at 3.3 V**.

This device is a member of the Apogee Semiconductor **AP54RHC logic family** operating across a voltage supply range of **1.65 V to 5.5 V**.

This device consists of two D flip-flops with individual clear and clock inputs. Information at a D input is transferred to the corresponding Q output on the next positive-going edge of the clock input. Both Q and \bar{Q} outputs are available for each flip-flop. The clear input is asynchronous.

Zero-power penalty™ cold sparing is supported, along with Class 2 ESD protection on all inputs and outputs. A proprietary output stage and robust power-on reset (POR) circuit allow the AP54RHC705 to be cold-spared in any redundant configuration with no static power loss on any pad of the device. The redundant output stage also features a high drive capability with low static power loss.

The AP54RHC705 is dual radiation hardened D Flip Flop capable of being clocked up to 100MHz at 3.3V. This device contains latches based on the Dual Interlocked storage Cells (DICE) that are tolerant to Single Event Upsets.

The AP54RHC705 also features a triple-redundant design throughout its entire circuitry, which allows it to be immune to single-event transients (SET) without requiring additional redundant devices.

Ordering information may be found in Table 11 on Page 14.

1.1 FEATURES

- 1.65 VDC to 5.5 VDC operation
- Inputs tolerant up to 5.5 VDC at any V_{CC}
- Provides logic-level down translation to V_{CC}
- Extended operating temperature range (-55 °C to +125 °C)
- Proprietary **cold sparing capability** with **zero** static power penalty
- **Built-in triple redundancy** for enhanced reliability
- Internal power-on reset (POR) circuitry ensures reliable power up and power down responses during hot plug and cold sparing operations
- Tri-state output drivers
- Class 2 ESD protection (4000 V HBM, 500 V CDM)
- TID resilience of **30 krad (Si)** assured at 5.5 V and characterized to **70 krad (Si)** at 3.3 V
- SEL immune to LET of **80 MeV-cm²/mg**
- Meets NASA's ASTM E595 outgassing specification

1.2 LOGIC DIAGRAM

The AP54RHC705 block diagram is shown below:




Figure 1: AP54RHC705 Logic Diagram

CONTENTS

1	General Description	1	5.4.3	Switching Characteristics	8
1.1	Features	1	5.5	Radiation Resilience	8
1.2	Logic Diagram	1	5.6	Characteristics Measurement Information	9
2	Acronyms and Abbreviations	2	6	Detailed Description	10
3	Logic Data	3	7	Applications Information	11
3.1	Truth Table	3	7.1	Use in Cold-Sparing Configuration	11
4	Pin Configuration	3	7.2	Power Supply Recommendations	11
			7.3	Application Tips	11
5	Electrical Characteristics	4	8	Packaging Information	12
5.1	Absolute Maximum Ratings	4	9	Ordering Information	14
5.2	Recommended Operating Conditions	5	10	Revision History	16
5.3	Static Characteristics	6	11	Legal	17
5.4	Dynamic Characteristics	7			
5.4.1	Timing Requirements	7			
5.4.2	Operating Characteristics	7			

LIST OF TABLES

1	Truth Table	3	7	Timing Requirements	7
2	Device Pinout	3	8	Operating Characteristics	7
3	Absolute Maximum Ratings	4	9	Switching Characteristics	8
4	Recommended Operating Conditions	5	10	Radiation Resilience Characteristics	8
5	Thermal Information	5	11	Ordering Information	14
6	DC Electrical Characteristics	6			

LIST OF FIGURES

1	AP54RHC705 Logic Diagram	1	7	Output Pin Structure	10
2	Device Pinout	3	8	Two-Path Cold-Sparing Configuration	11
3	Clock Setup	9	9	Package Mechanical Drawing (SnPb)	12
4	Propagation Delay	9	10	Package Mechanical Drawing (NiPdAu)	13
5	Setup And Hold Time	9	11	Part Number Decoder	15
6	Input Pin Structure	10			

2 ACRONYMS AND ABBREVIATIONS

ESD	Electrostatic Discharge
POR	Power On Reset
RHA	Radiation Hardness Assurance
SEE	Single Event Effects
SEL	Single Event Latchup
SET	Single Event Transient
TID	Total Ionizing Dose
TMR	Triple Modular Redundancy
CDM	Charged-device Model
HBM	Human-body Model

3 LOGIC DATA

3.1 TRUTH TABLE

The AP54RHC705 truth table is found in Table 1. **H** indicates HIGH logic level, **L** indicates LOW logic level, and **X** indicates DON'T CARE for each flip-flop. **Q_{INT}** is stored value in device.

Input				Internal FF	Output	
\overline{OE}	\overline{CLR}	CLK	D	Q _{INT}	Q	\overline{Q}
H	L	X	X	L	Z	Z
H	H	↑	H	H	Z	Z
H	H	↑	L	L	Z	Z
H	H	H, L or ↓	X	No Change	Z	Z
L	L	X	X	L	Q _{INT}	$\overline{Q_{INT}}$
L	H	↑	H	H	Q _{INT}	$\overline{Q_{INT}}$
L	H	↑	L	L	Q _{INT}	$\overline{Q_{INT}}$
L	H	H, L or ↓	X	No Change	Q _{INT}	$\overline{Q_{INT}}$

Table 1: AP54RHC705 Device Truth Table (Per Gate)

4 PIN CONFIGURATION




Figure 2: AP54RHC705 Device Pinout

Table 2: AP54RHC705 Device Pinout

PIN NAME(S)	PIN NUMBER(S)	DESCRIPTION
$\overline{CLR1}$, $\overline{CLR2}$	1, 13	Asynchronous Clears
D1, D2	2, 12	Data Inputs
Q1, Q2	5, 9	Outputs
$\overline{Q1}$, $\overline{Q2}$	6, 8	Complement Outputs
$\overline{OE1}$, $\overline{OE2}$	4, 10	Output Enables
V _{CC}	14	Positive Voltage Supply
GND	7	Ground

5 ELECTRICAL CHARACTERISTICS

The sign convention for current follows JEDEC standards with negative values representing current sourced from the device and positive values representing current sunk into the device.

5.1 ABSOLUTE MAXIMUM RATINGS

Excursions beyond the values listed in Table 3 may cause permanent damage to the device. Proper function of the device cannot be guaranteed if these values are exceeded, and long-term device reliability may be affected. Functionality of the device at these values, or beyond those listed in [Recommended Operating Conditions](#) (Table 4) is not guaranteed.

All parameters are specified across the entire operating temperature range unless otherwise specified.

Table 3: Absolute Maximum Ratings

SYMBOL	PARAMETER	VALUE	UNITS	
V_{CC}	Supply Voltage	-0.5 to +5.5	V	
V_I	Input voltage range	-0.5 to +5.5	V	
V_O	Output voltage range	-0.5 to $V_{CC} + 0.5^{(1)}$	V	
$I_{IK} (V_I < 0)$	Input clamp current	100	mA	
I_O	Continuous output current (per pin)	100	mA	
I_{CC}	Maximum supply current	100	mA	
V_{ESD}	ESD Voltage	HBM	4000	V
		CDM	500	V
T_J	Operating junction temperature range	-55 to +150	°C	
T_{STG}	Storage temperature range	-65 to +150	°C	

⁽¹⁾ V_O must remain below absolute maximum rating of V_{CC}

5.2 RECOMMENDED OPERATING CONDITIONS

All recommended parameters below are specified across the entire operating temperature range unless otherwise specified.

Table 4: Recommended Operating Conditions

SYMBOL	PARAMETER	MIN	MAX	UNITS	
V_{CC}	Supply voltage	1.65	5.5	V	
V_I	Input voltage range	0	5.5	V	
V_O	Output voltage range	0	V_{CC}	V	
V_{IH}	HIGH-level input voltage	$V_{CC} = 1.65$ to 1.95 V	1.4	-	V
		$V_{CC} = 2.3$ to 2.7 V	1.9	-	
		$V_{CC} = 3.0$ to 3.6 V	2.5	-	
		$V_{CC} = 4.5$ to 5.5 V	3.8	-	
V_{IL}	LOW-level input voltage	$V_{CC} = 1.65$ to 1.95 V	-	0.4	V
		$V_{CC} = 2.3$ to 2.7 V	-	0.6	
		$V_{CC} = 3.0$ to 3.6 V	-	0.9	
		$V_{CC} = 4.5$ to 5.5 V	-	1.35	
I_{OH}	HIGH-level output current	$V_{CC} = 1.65$ to 1.95 V	-	-4	mA
		$V_{CC} = 2.3$ to 2.7 V	-	-8	
		$V_{CC} = 3.0$ to 3.6 V	-	-16	
		$V_{CC} = 4.5$ to 5.5 V	-	-24	
I_{OL}	LOW-level output current	$V_{CC} = 1.65$ to 1.95 V	-	4	mA
		$V_{CC} = 2.3$ to 2.7 V	-	8	
		$V_{CC} = 3.0$ to 3.6 V	-	16	
		$V_{CC} = 4.5$ to 5.5 V	-	24	
t_r, t_f	Input rise or fall time (10% - 90%)	$V_{CC} = 1.65$ to 1.95 V	-	1000	ns
		$V_{CC} = 2.3$ to 2.7 V	-	600	
		$V_{CC} = 3.0$ to 3.6 V	-	500	
		$V_{CC} = 4.5$ to 5.5 V	-	400	

Table 5: Thermal Information

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
T_J	Operating junction temperature	-55	-	+125	°C
$R_{\theta JA}$	Junction to ambient thermal resistance	-	100	-	°C/W

5.3 STATIC CHARACTERISTICS

All parameters are specified across the entire operating temperature range unless otherwise specified.

Table 6: DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	V _{CC}	MIN	TYP	MAX	UNITS
V _{OL}	LOW-Level Output Voltage	I _O = 100 μA	1.65 to 5.5 V	-	0.02	0.05	V
		I _O = 1 mA	1.65 to 5.5 V	-	0.05	0.15	V
		I _O = 4 mA	1.65 V	-	0.27	0.8	V
			2.3 V	-	0.3	0.6	V
			3.0 V	-	0.2	0.4	V
			4.5 V	-	0.2	0.4	V
		I _O = 8 mA	2.3 V	-	0.6	1.0	V
			3.0 V	-	0.4	0.8	V
			4.5 V	-	0.3	0.6	V
		I _O = 16 mA	3.0 V	-	1.0	1.4	V
			4.5 V	-	1.1	1.2	V
		I _O = 24 mA	4.5 V	-	1.1	1.5	V
V _{OH}	HIGH-Level Output Voltage	I _O = -100 μA	1.65 to 5.5 V	V _{CC} - 0.1	V _{CC} - 0.02	-	V
		I _O = -1 mA	1.65 to 5.5 V	V _{CC} - 0.15	V _{CC} - 0.08	-	V
		I _O = -4 mA	1.65 V	1	1.35	-	V
			2.3 V	1.8	2.0	-	V
			3.0 V	2.6	2.8	-	V
			4.5 V	4.2	4.4	-	V
		I _O = -8 mA	2.3 V	1.4	1.7	-	V
			3.0 V	2.2	2.5	-	V
			4.5 V	3.9	4.1	-	V
		I _O = -16 mA	3.0 V	1.5	2.0	-	V
			4.5 V	3.3	3.8	-	V
		I _O = -24 mA	4.5 V	3.0	3.5	-	V
I _{CC}	Quiescent supply current	V _I = V _{CC} or GND I _O = 0 mA	5.5 V	-	56	150	μA
I _I	Input current	V _I = V _{CC} or GND	1.65 to 5.5 V	-	-	±1	μA
I _{OFF}	Powerdown leakage current ⁽¹⁾	V _I = V _{CC} or GND	OFF ⁽²⁾	-	-	5	μA

⁽¹⁾ into any input or output port

⁽²⁾ V_{CC} is at GND potential

5.4 DYNAMIC CHARACTERISTICS

All parameters are specified across the entire operating temperature range unless otherwise specified.

5.4.1 Timing Requirements

Table 7: Timing Requirements

SYMBOL	PARAMETER	CONDITIONS	V _{CC}	MIN	TYP	MAX	UNITS
t _{su}	Setup Time (Data to Clock)	C _L = 50 pF	4.5 to 5.5 V	3.4	1.85	-	ns
			3.0 to 3.6 V	3.9	2.09	-	ns
			2.3 to 2.7 V	4.6	2.52	-	ns
			1.65 to 1.95 V	6.4	3.75	-	ns
t _h	Hold Time (Clock to Data Q , Q̄)	C _L = 50 pF	4.5 to 5.5 V	0.7	-0.24	-	ns
			3.0 to 3.6 V	0.7	-0.38	-	ns
			2.3 to 2.7 V	0.8	-0.53	-	ns
			1.65 to 1.95 V	1.0	-0.86	-	ns
t _w	Pulse Width (Clock)	C _L = 50 pF	4.5 to 5.5 V	5.0	1.1	-	ns
			3.0 to 3.6 V	5.2	1.2	-	ns
			2.3 to 2.7 V	5.3	1.5	-	ns
			1.65 to 1.95 V	7.0	2.0	-	ns
f _{max}	Maximum Clock Frequency (50% Duty Cycle)	C _L = 50 pF	4.5 to 5.5 V	100	242	-	MHz
			3.0 to 3.6 V	90	220	-	MHz
			2.3 to 2.7 V	50	171	-	MHz
			1.65 to 1.95 V	10	70	-	MHz

5.4.2 Operating Characteristics

Table 8: Operating Characteristics

SYMBOL	PARAMETER	CONDITIONS	V _{CC}	MIN	TYP	MAX	UNITS
C _{in} ⁽¹⁾	Input Capacitance	V _I = V _{CC} or GND	1.65 to 5.5 V	-	6	10	pF
C _{pd} ⁽¹⁾	Power dissipation capacitance	I _O = 0 mA, f = 1 MHz	5.5 V	-	40	-	pF

⁽¹⁾ guaranteed by design

5.4.3 Switching Characteristics

Table 9: Switching Characteristics

SYMBOL	PARAMETER	CONDITIONS	V _{CC}	MIN	TYP	MAX	UNITS
t_{pdclk}	Propagation Delay (Clock to Data Q, \bar{Q})	$C_L = 50 \text{ pF}$	4.5 to 5.5 V	-	4.9	12	ns
			3.0 to 3.6 V	-	5.8	16	ns
			2.3 to 2.7 V	-	7.3	20	ns
			1.65 to 1.95 V	-	10.3	30	ns
t_{pdctr}	Propagation Delay (\overline{CLR} to Q, \bar{Q})	$C_L = 50 \text{ pF}$	4.5 to 5.5 V	-	6.0	14	ns
			3.0 to 3.6 V	-	7.1	18	ns
			2.3 to 2.7 V	-	8.5	24	ns
			1.65 to 1.95 V	-	12.1	38	ns
t_{clr}	Pulse Width (CLR)	$C_L = 50 \text{ pF}$	4.5 to 5.5 V	-	1.9	10	ns
			3.0 to 3.6 V	-	2.0	11	ns
			2.3 to 2.7 V	-	2.1	13	ns
			1.65 to 1.95 V	-	2.5	18	ns
t_{en}	Output Enable Time ($\overline{OE} \downarrow$ to Data Q, \bar{Q})	$C_L = 50 \text{ pF}$	4.5 to 5.5 V	-	8.2	18	ns
			3.0 to 3.6 V	-	10.1	24	ns
			2.3 to 2.7 V	-	12.6	32	ns
			1.65 to 1.95 V	-	18.5	48	ns
t_{dis}	Output Disable Time ($\overline{OE} \uparrow$ to Data Q, \bar{Q})	$C_L = 50 \text{ pF}$	4.5 to 5.5 V	-	7.7	16	ns
			3.0 to 3.6 V	-	8.9	21	ns
			2.3 to 2.7 V	-	10.5	25	ns
			1.65 to 1.95 V	-	14.4	38	ns

5.5 RADIATION RESILIENCE

For detailed radiation testing reports, please contact Apogee Semiconductor at sales@apogeesemi.com.

Table 10: Radiation Resilience Characteristics

PARAMETER	CONDITIONS	VALUE	UNITS
Total Ionizing Dose (TID)	Please contact Apogee Semiconductor for test report.	30	krad (Si)
SEL Onset LET Threshold	Please contact Apogee Semiconductor for test report.	≥ 80	MeV-cm ² /mg

5.6 CHARACTERISTICS MEASUREMENT INFORMATION




Figure 3: Clock Setup




Figure 4: Propagation Delay Measurement




Figure 5: Setup And Hold Time

6 DETAILED DESCRIPTION

The AP54RHC705 is a dual D flip flop designed to operate from a wide supply voltage of 1.65 to 5.5 V with fully redundant input and output stages, providing for superior radiation resilience.

The output and input stages are constructed with transient-activated clamps (Figure 6, 7) that prevent inadvertent biasing of the V_{CC} power rail through parasitic diodes inherent to conventional input, output, and ESD circuits. The IC also incorporates an internal power-on reset (POR) circuit that prevents the output from driving erroneous results during power-on, and guarantees correct operation at power supply voltages as low as 1.65 V. While the supply is ramping, the POR holds the output buffer in tri-state, a feature that prevents unwanted DC current during cold sparing on input and output pins.

The AP54RHC family's I/O protection circuitry allows for cold sparing configurations as it avoids a leakage current penalty on inputs and outputs while in a power-down state. This can result in considerable power savings in systems where multiple-path redundancy is employed. The ESD clamp circuits for this logic family are designed to support Class 2 ESD levels of 4 kV HBM and 500 V CDM.




Figure 6: Input Pin Structure




Figure 7: Output Pin Structure

Note

During tri-state, the application must ensure that the output pins are either held or switched to logic high or logic low levels i.e. close to V_{CC} or **GND**, otherwise increased supply current can occur.

7 APPLICATIONS INFORMATION

7.1 USE IN COLD-SPARING CONFIGURATION

As the AP54RHC family is radiation-hardened by design and includes internal TMR, it can be utilized in high-reliability applications without additional supporting circuitry or devices. Nonetheless, some application requirements call for fully-redundant designs, where an “A” and a “B” device are required, often on separate power rails.




Figure 8: Two-Path Cold-Sparing Configuration

With the cold sparing capability of the AP54RHC family, fully redundant “A” and “B” functions may be placed in parallel (as seen in Figure 8) running off redundant power supplies. The inputs and outputs on each one of these functions are assumed to be based on the AP54RHC family, allowing for direct parallel connection without unwanted leakage current paths during cold sparing. In the event of a failure in power supply A or within function A, the system can simply shut power supply A off and switch on power supply B, without requiring additional input or output switching or configuration changes.

7.2 POWER SUPPLY RECOMMENDATIONS

This device can operate at any voltage within the range specified in [Table 4 Recommended Operating Conditions](#).


At a minimum, a 16 VDC (or higher), X7R-rated 0.1 μ F ceramic decoupling capacitor should be placed near (within 1 cm) the V_{CC} pin of the device.

7.3 APPLICATION TIPS

Unused **inputs** must **not** be left floating. They may be connected to either a low (GND) or high (V_{CC}) bias to provide a known state at the input of the device. Resistors may be used to tie off unused inputs. In the event of a design change, such resistors can be removed, thereby allowing use of the inputs without having to cut traces on the PCB.

An unused **output** may be left unconnected. However, if the output is held in tristate, it is recommended to weakly bias the output to a valid logic level to prevent increased supply current. It is suggested that it be routed to a test point or similar accessible structure in case the associated function needs to be utilized as part of a design revision.

8 PACKAGING INFORMATION




Notes:

1. All linear dimensions are in millimeters. Dimensioning and tolerancing are as per ISO/TS 128-71:2010
2. The part is compliant with JEDEC MO-153 specifications.

* Body width does **not** include interlead flash. Interlead flash shall not exceed 0.25 mm each side.

** Body length does **not** include mold flash, protrusion, or gate burrs. Mold flash, protrusions, and gate burrs shall not exceed 0.15 mm on each side.

Figure 9: 14-LT - Package Mechanical Drawing (SnPb)



Notes:

1. All linear dimensions are in millimeters. Dimensioning and tolerancing are as per ISO/TS 128-71:2010
2. The part is compliant with JEDEC MO-153 specifications.

* Body width does **not** include interlead flash. Interlead flash shall not exceed 0.25 mm each side.

** Body length does **not** include mold flash, protrusion, or gate burrs. Mold flash, protrusions, and gate burrs shall not exceed 0.15 mm on each side.

Figure 10: 14-NT - Package Mechanical Drawing (NiPdAu)

9 ORDERING INFORMATION

Example part numbers for the AP54RHC705 are listed in Table 11. The full list of options for this part can be found in Figure 11. For a detailed description of product grades, please refer to [Product Grades and Quality Flows document](#). Please contact Apogee Semiconductor sales at sales@apogeesemi.com for further information on sampling, lead time and purchasing on specific part numbers.

Table 11: AP54RHC705 Ordering Information

DEVICE	DESCRIPTION	PACKAGE	LEAD FINISH	PACKAGE DIAGRAM	PACKAGE MASS
AP54RHC705ALT-R	Rad-Hard Dual D Flip Flop (30 krad (Si))	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC705ALT-J ⁽¹⁾	Rad-Hard Dual D Flip Flop (30 krad (Si))	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC705BLT-R	Rad-Hard Dual D Flip Flop (30 krad (Si))	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC705BLT-J ⁽¹⁾	Rad-Hard Dual D Flip Flop (30 krad (Si))	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC705CLT-R	Rad-Hard Dual D Flip Flop (30 krad (Si))	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC705CLT-J ⁽¹⁾	Rad-Hard Dual D Flip Flop (30 krad (Si))	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC705ELT-R	Rad-Hard Dual D Flip Flop (for eval only)	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC705ELT-J ⁽¹⁾	Rad-Hard Dual D Flip Flop (for eval only)	TSSOP-14	SnPb	14-LT	47 mg
AP54RHC705ANT-R	Rad-Hard Dual D Flip Flop (30 krad (Si))	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC705ANT-J ⁽¹⁾	Rad-Hard Dual D Flip Flop (30 krad (Si))	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC705BNT-R	Rad-Hard Dual D Flip Flop (30 krad (Si))	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC705BNT-J ⁽¹⁾	Rad-Hard Dual D Flip Flop (30 krad (Si))	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC705CNT-R	Rad-Hard Dual D Flip Flop (30 krad (Si))	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC705CNT-J ⁽¹⁾	Rad-Hard Dual D Flip Flop (30 krad (Si))	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC705ENT-R	Rad-Hard Dual D Flip Flop (for eval only)	TSSOP-14	NiPdAu	14-NT	58 mg
AP54RHC705ENT-J ⁽¹⁾	Rad-Hard Dual D Flip Flop (for eval only)	TSSOP-14	NiPdAu	14-NT	58 mg

⁽¹⁾ Available through distributors only.




Figure 11: Part Number Decoder

1. RHA Designation
 - P** 30 krad (Si)
 - F** 300 krad (Si)
2. Part Number
 - _** 705 (Dual D Flip Flop)
3. Pedigree
 - A** -55 to +125 °C (Burn-in)
 - B** -55 to +125 °C (No burn-in)
 - C** 25 °C (No burn-in)
 - E** 25 °C Functional Test Only (Evaluation)
4. Lead Finish
 - L** Tin-Lead (SnPb)
 - N** Nickel-Palladium-Gold (NiPdAu)
5. Package
 - T** 14-pin Thin Shrink Small Outline Package (TSSOP)
6. Packaging
 - R** Tape and Reel⁽¹⁾
 - J** JEDEC Tray

⁽¹⁾ [Contact us](#) for custom reel quantities. Orders less than full reel quantities may be shipped as cut tape.

10 REVISION HISTORY

REVISION	DESCRIPTION	DATE
B03	Updated ordering information.	2025-09-02
B02	Updated f_{max} specifications. Updated t_{pdclk} 1.65 max limit. Corrected condition for 30krad TID limit (5V → 5.5V).	2024-12-16
B01	Renamed \overline{EN} (enable) to \overline{OE} (output enable), removed t_{lh} and t_{hl} . Added 4mA rows for $V_{CC} = 1.65V$ for VOL/VOH. Fixed typographical error in table 7 and table 10. Added NiPdAu packaging option. Added outgassing feature bullet. Added package mass. Updated description. Updated timing requirements (Table 7) and characterization (Table 9) tables.	2024-10-29
B00	External Release. Updated Figure 1 pin name, static, and dynamic characteristics tables.	2023-07-25
A03	Updated device description, output structure image and parametric characteristics tables.	2022-08-25
A02	Updated formatting and parametric characteristics table.	2021-07-11
A01	Initial Release.	2020-02-29

For the latest version of this document, please visit <https://www.apogeesemi.com>.

11 LEGAL

All product, product specifications and data are subject to change without notice.

Apogee Semiconductor provides technical data (such as datasheets), design resources (including reference designs), reliability data (including performance in radiation environments), application or other design advice, safety information, and other resources **“as is”** and with all faults, and disclaims all warranties, express and implied, including without limitation any implied warranties of merchantability, fitness for a particular purpose or non-infringement of third party intellectual property rights. These resources are intended for skilled engineers with understanding of high reliability and high radiation environments and its complexities.

Apogee Semiconductor is not responsible for: (1) selecting the suitable products for a given application, (2) designing, verifying, validating and testing it, or (3) ensuring that it meets any performance, safety, security, or other requirements. These resources are subject to change without advance notice. The use of these resources is restricted to the development of an application that uses the Apogee Semiconductor products described in them. Other reproduction and display of these resources is prohibited. No license is granted to any other Apogee Semiconductor intellectual property right or to any third-party intellectual property right.

Apogee Semiconductor disclaims responsibility and reserves the right to demand indemnification for any claims, damages, costs, losses, and liabilities arising out of wrongful use of these resources. The products are provided subject to Apogee Semiconductor's [Terms of Sale](https://www.apogeesemi.com/terms) (<https://www.apogeesemi.com/terms>) or other applicable terms provided in conjunction with applicable products. The provision of these resources does not expand or otherwise alter applicable warranties or warranty disclaimers for Apogee Semiconductor products.

Purchasers of these products acknowledge that they may be subject to and agree to abide by the United States laws and regulations controlling the export of technical data, computer software, electronic hardware and other commodities. The transfer of such items may require a license from the cognizant agency of the U.S. Government.